Regviz

Alif Semiconductor /AE722F80F55D5AS_CM55_HE_View /USB /GHWPARAMS1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GHWPARAMS1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5AS_CM55_HE_View/USB/GHWPARAMS1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0GHWPARAMS1_2_0 0GHWPARAMS1_5_3 0GHWPARAMS1_8_6 0GHWPARAMS1_11_9 0GHWPARAMS1_14_12 0GHWPARAMS1_20_15 0GHWPARAMS1_22_21 0 (GHWPARAMS1_23)GHWPARAMS1_23 0GHWPARAMS1_25_24 0 (GHWPARAMS1_26)GHWPARAMS1_26 0 (GHWPARAMS1_27)GHWPARAMS1_27 0 (GHWPARAMS1_28)GHWPARAMS1_28 0 (GHWPARAMS1_29)GHWPARAMS1_29 0 (GHWPARAMS1_30)GHWPARAMS1_30 0 (GHWPARAMS1_31)GHWPARAMS1_31

Description

Global Hardware Parameters Register 1

Fields

GHWPARAMS1_2_0

IDWIDTH - 1
GHWPARAMS1_5_3

BURSTWIDTH - 1
GHWPARAMS1_8_6

DATAINFOWIDTH
GHWPARAMS1_11_9

REQINFOWIDTH
GHWPARAMS1_14_12

ASPACEWIDTH
GHWPARAMS1_20_15

Number of Device Mode Event Buffers
GHWPARAMS1_22_21

Number of RAMs
GHWPARAMS1_23

Synchronous Static RAM Type (0x1 = Single-Port RAM (SPRAM))
GHWPARAMS1_25_24

Power Optimization Mode (0x1 = Clock Gating Only)
GHWPARAMS1_26

MAC_PHY_CLKS_SYNC
GHWPARAMS1_27

MAC_RAM_CLKS_SYNC
GHWPARAMS1_28

RAM_BUS_CLKS_SYNC
GHWPARAMS1_29

Reserved.
GHWPARAMS1_30

RM_OPT_FEATURES
GHWPARAMS1_31

xHCI debug capability.

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data